1	Case 4:19-cv-03161-YGR Document	71 Filed 10/27/20 Page 1 of 18	
1 2 3	Ramsey M. Al-Salam, Bar No. 109506 Christina J. McCullough, Bar No. 245944 PERKINS COIE LLP 1201 Third Avenue, 49th Floor		
	Seattle, WA 98101 Tel: 206.359.8000		
5	Fax: 206.359.9000 RAlsalam@perkinscoie.com CMcCullough@perkinscoie.com		
6	Daniel T. Shvodian, Bar No. 184576 PERKINS COIE LLP		
7	3150 Porter Drive Palo Alto, CA 94304-1212		
8	Tel: 650.838.4300 Fax: 650.737.5461		
9 10	DShvodian@perkinscoie.com  Attorneys for Plaintiff		
11	IMPINJ, INC.		
12	UNITED STATES DISTRICT COURT		
13	NORTHERN DIST	TRICT OF CALIFORNIA	
14			
15	IMPINJ, INC., a Delaware corporation,	Case No. 19-cv-03161-YGR	
16	Plaintiff,	SECOND AMENDED COMPLAINT FOR	
17	V.	PATENT INFRINGEMENT	
18	NXP USA, INC., a Delaware corporation,	JURY TRIAL DEMANDED	
19	Defendant.		
20			
21			
22			
23			
24			
25			
26			
27			
28		SECOND AMENDED COMPLAINT FOR	

Plaintiff Impinj, Inc. ("Impinj"), for its Second Amended Complaint, alleges as follows:

#### **NATURE OF THE CASE**

1. This is a complex patent infringement action arising from Defendant's copying of Impinj's patented innovations, its infringement of multiple patents owned by Impinj, its refusal to cease such infringement, and its refusal to even meet with Impinj to address the dispute.

#### THE PARTIES

- 2. Impinj is a Delaware corporation with its principal place of business in Seattle, Washington.
- 3. Defendant NXP USA, Inc. ("NXP") is, on information and belief, a Delaware corporation, with its corporate headquarters in Austin, Texas. NXP is, upon information and belief, a subsidiary of NXP Semiconductors N.V. ("NXP Semiconductors"), a corporation headquartered in Eindhoven, Netherlands.
- 4. Venue is proper in this district under 28 U.S.C. § 1400(b) because NXP has committed acts of infringement and has a regular and established place of business in this district.

### **IMPINJ AND ITS PATENT RIGHTS**

- 5. Impinj is a leading provider of RAIN RFID solutions, including hardware and software products that wirelessly connect everyday items to the internet. More specifically, Impinj sells a platform that includes endpoint integrated circuits ("ICs"), reader ICs, readers and gateways that enable wireless connectivity to everyday items, and software that delivers information about those connected items.
- 6. Impinj was founded in March 2000 based on research done at the California Institute of Technology by Carver Mead and Chris Diorio. Impinj has developed technology in connection with radio frequency identification, known as "RFID." Impinj has been instrumental in the development of what is now known as RAIN RFID, as well as to the formation of the RAIN RFID global alliance, which promotes the universal adoption of a certain type of RFID that uses ultra-high frequency ("UHF") radio waves and a communication protocol known as Gen2. From its inception, Impinj has been known as a leading innovator, particularly in the RAIN RFID space. The United

States Patent and Trademark Office has acknowledged many of Impinj's innovations, awarding Impinj more than 250 issued patents and allowed applications.

7. Impinj's RFID products include Monza RFID tag chips, which were the very first UHF Gen2 RFID tag chips. Impinj's current Monza R6 IC chip was the most advanced RFID chip available when introduced, and it has important features and/or functionality such as consistently accurate and high-quality data delivery, improved yield, auto-tuning to optimize readability for the environment and application, and other advanced features that have been recognized by the industry. Impinj also sells Indy reader chips, Speedway readers and gateways, and ItemSense Software.

## **NXP'S ACTS OF INFRINGEMENT**

- 8. NXP makes and sells ICs that are used in RFID tags and compete with Impinj RAIN RFID ICs. NXP's products include UCODE 7 and UCODE 8 ICs, which are sold to various customers. The UCODE 8 IC was developed, on information and belief, by copying many of the patented inventions in Impinj's Monza R6 IC chip and in an attempt to mimic the quality and functionality of Impinj's Monza R6 IC.
- 9. After Impinj became aware of NXP's UCODE 8 ICs, it advised NXP Semiconductors, by letter dated August 11, 2017, that such ICs, and any associated RFID tags, were likely to infringe many U.S. patents owned by Impinj, which were listed by patent number.
- 10. In response, NXP by letter dated September 7, 2017, indicated it would need to see a "claim chart" before it would discuss the issues.
- 11. By letter dated September 14, 2017, Impinj suggested the parties meet in person, and provided a draft non-disclosure agreement to facilitate such discussions.
- 12. NXP indicated it would not enter into any non-disclosure agreement but reiterated its request for claim charts.
- 13. Since September 14, 2017, Impinj and NXP have exchanged correspondence relating to the dispute, including correspondence regarding infringement of Impinj's patents by NXP's UCODE 7 and UCODE 8 ICs. Impinj has provided NXP, among other things, claim charts detailing how NXP infringes the patents asserted below. Impinj has also requested, on multiple occasions, that the parties meet to try to resolve the issues.

1	14. For many of the asserted patents, NXP has not denied that the claims read on its		
2	products, but it asserted that it is the beneficiary of a license under the EPC <sup>TM</sup> Specification for		
3	RFID Air Interface Protocol for Communications at 860 MHz – 960 MHz ("Gen2 protocol"). Ur		
4	der that protocol, Impinj agreed to license patent claims that were "necessary" to practice the Gen		
5	protocol.		
6	15. By claiming a license under the Gen2 protocol, NXP has admitted that it is practic-		
7	ing the claims of those patents.		
8	16. None of the patent claims asserted below are necessary to practice the Gen2 proto-		
9	col.		
10	17. For other of the asserted patents, NXP has not denied that the claims read on its		
11	products but claimed that the patents are invalid.		
12	18. NXP cannot establish that any of the asserted patents are invalid.		
13	19. Despite numerous and repeated requests, NXP has refused to meet with Impinj to		
14	address its infringement of Impinj's patents.		
15	20. Impinj was thus forced to file this lawsuit to protect its patent rights.		
16	NXP'S INFRINGEMENT OF U.S. PATENT 10,002,266		
17	21. Impinj owns U.S. Patent No. 10,002,266 ("the '266 Patent"), which is directed to an		
18	RFID IC that inventively reduces its clock frequency while tuning its impedance.		
19	22. Claim 6 of the '266 Patent reads as follows:		
20	6. A Radio Frequency Identification (RFID) integrated circuit (IC) requiring a minimum clock frequency to operate according to a		
21	protocol (MFOP), a sufficient power to tune a variable impedance (SPTT), and a sufficient power to operate according to the		
22	protocol (SPOI) greater than the SPTT, the IC comprising:		
23	a tuning circuit configured to tune the variable impedance during a tuning phase; and		
24	a processor block configured to:		
25	in the tuning phase:		
26	extract a first power at least equal to the SPTT from an		
27	RF wave; cause the tuning circuit to tune the variable impedance to increase power extraction from the RF wave;		
28	and		

1 2	operate at a first clock frequency less than the MFOP while causing the tuning circuit to tune the variable impedance, wherein the IC is unable to communicate with
3	an RFID reader according to the protocol while operating at the first clock frequency; and
4	in a protocol phase subsequent to the tuning phase: extract a second power at least equal to the SPOI from the RF wave;
5	operate at a second clock frequency greater than or equal
6	to the MFOP; and
7 8	communicate with an RFID reader according to the protocol while operating at the second clock frequency.
9	23. Claim 8 of the '266 Patent reads as follows:
10	8. The IC of claim 6, wherein the processor block is further configured to:
11	initially operate in the tuning phase; and
12	
13	subsequently operate in the protocol phase.
14	24. Claim 10 of the '266 Patent reads as follows:
15	10. The IC of claim 6, further comprising:
16	a first clock oscillator configured to provide the first clock frequency; and
17 18	a second clock oscillator configured to provide the second clock frequency.
19	25. NXP's UCODE 8 IC has each of the elements of claims 6, 8, and 10 of the '266
20	Patent, including the recited tuning circuit.
21	26. NXP has directly infringed the '266 Patent, including at least claims 8 and 10 of the
22	'266 Patent, by making, importing, selling, and offering for sale UCODE 8 ICs.
23	27. NXP has continued its infringing activities despite knowledge of the '266 Patent
24	(including knowledge from correspondence with Impinj), and such infringement is egregious and
25	willful.
26	
27	
28	

1	NXP'S INFRINGEMENT OF U.S. PATENT NO. 9,031,504		
2	28. Impinj owns U.S. Patent No. 9,031,504 ("the '504 Patent"), which is directed to ar		
3	inventive method of rejecting interference, to be performed by an RFID tag circuit.		
4	29. Claim 1 of the '504 Patent reads as follows:		
5	<ol> <li>A method for a Radio Frequency Identification (RFID) tag circuit comprising:</li> </ol>		
6 7	receiving a modulated wireless RF input signal;		
8	deriving a first digital output signal responsive to the modulated wireless RF input signal, wherein the first digital output signal comprises a sequence of digital pulses;		
9 10	generating artifact numbers by counting time durations of the digital pulses: and		
11	deriving a second digital output signal responsive to the first dig-		
12	ital output signal at an interference rejection circuit of a RFID tag circuit by substantially removing digital pulses with artifact num-		
13 14	bers less than a first low number while substantially retaining digital pulses with artifact numbers greater than the first low number, wherein the first low number corresponds to a first time duration threshold.		
15	30. Claim 2 of the '504 Patent reads as follows:		
16	2. The method of claim 1, further comprising determining the first		
17	time duration threshold from at least one of a frame-sync tari symbol encoded in the modulated wireless RF input signal, a data rate associated with the modulated wireless RF input signal, and		
18	a statistic of a characteristic of a received data packet.		
19	31. Claim 7 of the '504 Patent reads as follows:		
20	7. The method of claim 1, further comprising adjusting the first low number based on at least one aspect associated with the wireless		
<ul><li>21</li><li>22</li></ul>	RF input signal selected from at least one of a preamble, a received packet, a filtered output signal, a data rate, and an expected next packet.		
23	32. NXP's UCODE 7 and UCODE 8 IC perform each of the steps of the methods recited		
24	in claims 1, 2, and 7 of the '504 Patent.		
25	33. NXP has directly infringed the '504 Patent, including claims 1, 2 and 7 of the '504		
26	Patent, by performing the recited methods through its use of its UCODE 7 and UCODE 8 ICs.		
27	34. NXP has also indirectly infringed the '504 Patent, including claims 1, 2 and 7 of the		

'504 patent, under 35 U.S.C. §§ 271(b) and (c), by supplying its UCODE 7 and UCODE 8 ICs to

1 2		4. The RFID IC of claim 1, wherein the channel is substantially symmetric about at least one plane orthogonal to the surface of the IC substrate.	
3	40.	Claim 7 of the '302 Patent reads as follows:	
4		7. The RFID IC of claim 1, wherein each of the antenna contacts	
5		includes:	
6		a raised nonconductive structure; and	
7		a conductive layer disposed on the raised nonconductive structure.	
8	41.	NXP's UCODE 7 and UCODE 8 ICs have each of the elements of claims 1, 3, 4	
9	and 7 of the '3	302 Patent, including the recited channel design.	
10	42.	NXP has directly infringed the '302 Patent, including at least claims 1, 3, 4 and 7 of	
11	the '302 Patent, by making, importing, selling and offering for sale its UCODE 7 and UCODE 8		
12	ICs.		
13	43.	NXP has continued its infringing activities despite knowledge of the '302 Patent	
14	(including kno	owledge from correspondence with Impinj), and such infringement is egregious and	
15	willful.		
16		NXP'S INFRINGEMENT OF U.S. PATENT NO. 9,495,631	
17	44.	Impinj owns U.S. Patent No. 9,495,631 ("the '631 Patent"), which is directed to an	
18	RFID IC with	an inventive contact layer structure for facilitating its placement on an inlay to make	
19	an RFID tag.		
20	45.	Claim 13 of the '631 Patent reads as follows:	
21		13. A Radio Frequency Identification (RFID) integrated circuit (IC)	
22		comprising:	
23		a plurality of contact islands raised from a surface of the IC and separated from each other by at least one trench, the at least one	
24		trench spanning at least a width of an adjacent contact island, and the contact islands covering substantially an entire surface area	
25		of the IC except for the at least one trench, wherein each contact island includes:	
26		a nonconductive repassivation layer disposed on the surface of	
27		the IC;	
28			

1	NXP'S INFRINGEMENT OF U.S. PATENT NO. 8,115,597		
2	53. Impinj owns U.S. Patent No. 8,115,597 ("the '597 Patent"), which is directed to an		
3	IC for an RFID tag with an inventive circuit design for a power rectifier.		
4	54. Claim 1 of the '597 Patent reads as follows:		
5 6	A power rectifier for a Radio Frequency Identification tag circuit, comprising:		
7	a first antenna input node for receiving a first phase of an alternating RF wireless signal;		
8 9	a second antenna input node for receiving a second phase of the alternating RF wireless signal which is substantially opposite to the first phase;		
10	a plurality of serially coupled stages, at least one of the stages including		
11   12	a first synchronous element with a first beginning coupled to receive the second phase and a first ending, the first synchronous element including:		
13 14	a first transistor having an input terminal at the first beginning, an output terminal, and a gate coupled to receive the first phase; and		
15 16	a second transistor having an input terminal, an output terminal at the first ending, and a gate coupled to receive the second phase, in which the input terminal of the sec-		
17 18	ond transistor is connected to the output terminal of the first transistor at a first intermediate node so as to form a		
19	first charge-accumulating path between the first begin- ning and the first ending, and there is no charge-accumu- lating path between the first beginning and the first end-		
20	ing other than the first path; and		
21	a second synchronous element with a second beginning to re- ceive a first phase and a second ending, the second synchro-		
22	nous element including:		
23	a third transistor having an input terminal at the second beginning, an output terminal, and a gate coupled to re-		
24	ceive the second phase;		
25	a fourth transistor having an input terminal, an output terminal at the second ending, and a gate coupled to receive		
26	the first phase, in which the input terminal of the fourth transistor is connected to the output terminal of the third		
27	transistor at a second intermediate node so as to form a second charge-accumulating path between the second be-		
28	ginning and the second ending, and there is no charge-		

1		accumulating path between the second beginning and the second ending other than the second path; and
2 3		in which the second beginning is coupled to the first ending.
4	55.	Claim 12 of the '597 Patent reads as follows:
5		12. The rectifier of claim 1, in which the first and second intermedi-
6		ate nodes are coupled together, and are coupled to ground.
7	56.	Claim 13 of the '597 Patent reads as follows:
		13. A Radio Frequency Identification tag circuit, comprising:
8 9		a first antenna input node for receiving a first phase of an alternating RF wireless signal;
10		a second antenna input node for receiving a second phase of the
11		alternating RF wireless signal which is substantially opposite to the first phase;
12		a plurality of serially coupled stages, at least one of the stages including:
13		a first synchronous element with a first beginning coupled to
14		receive the second phase and a first ending, the first synchronous element including:
15		_
16		a first transistor having an input terminal at the first beginning, an output terminal, and a gate coupled to receive
17		the first phase;
18		a second transistor having an input terminal, an output terminal at the first ending, and a gate coupled to receive
19		the second phase, in which the input terminal of the second transistor is connected to the output terminal of the
20		first transistor at a first intermediate node so as to form a first charge-accumulating path between the first begin-
21		ning and the first ending, and there is no charge-accumulating path between the first beginning and the first end-
22		ing other than the first path; and
23		a second synchronous element with a second beginning to re- ceive the first phase and a second ending, the second synchro-
24		nous element including:
25		a third transistor having an input terminal at the second beginning, an output terminal, and a gate coupled to re-
26		ceive the second phase;
27		a fourth transistor having an input terminal, an output ter- minal at the second ending, and a gate coupled to receive
28		the first phase, in which the input terminal of the fourth transistor is connected to the output terminal of the third

1 2	transistor at a second intermediate node so as to form a second charge-accumulating path between the second beginning and the second ending, and there is no charge-accumulating path between the second beginning and the
3	second ending other than the second path; and
4	in which the second beginning is coupled to the first ending.
5	57. Claim 15 of the '597 Patent reads as follows:
6 7	15. A rectifier for a Radio Frequency Identification tag circuit, comprising:
8	a first antenna input node for receiving a first phase of an alternating RF wireless signal;
9 10	a second antenna input node for receiving a second phase of the alternating RF wireless signal which is substantially opposite to the first phase;
11	
12	a zeroth stage transistor having an input terminal connected to ground, an output terminal, and a gate coupled to receive the first phase;
13 14	a plurality of serially coupled stages, at least one of the stages including:
15	a first synchronous element with a first beginning coupled to
16	receive the second phase and a first ending, the first synchronous element including:
17	a first transistor having an input terminal at the first beginning coupled to the output terminal of the zeroth stage transistor, an output terminal, and a gate coupled to re-
18	ceive the first phase;
19	a second transistor having an input terminal, an output terminal at the first ending, and a gate coupled to receive
20	the second phase, in which the input terminal of the second transistor is connected to the output terminal of the
21	first transistor at a first intermediate node so as to form a first charge-accumulating path between the first begin-
22	ning and the first ending, and there is no charge-accumulating path between the first beginning and the first end-
23	ing other than the first path; and
24	a second synchronous element with a second beginning to re- ceive the first phase and a second ending, the second synchro-
25	nous element including:
26	a third transistor having an input terminal at the second beginning, an output terminal, and a gate coupled to re-
27	ceive the second phase;
28	

a fourth transistor having an input terminal, an output ter-1 minal at the second ending, and a gate coupled to receive the first phase, in which the input terminal of the fourth 2 transistor is connected to the output terminal of the third 3 transistor at a second intermediate node so as to form a second charge-accumulating path between the second beginning and the second ending, and there is no charge-4 accumulating path between the second beginning and the 5 second ending other than the second path; and in which the second beginning is coupled to the first ending. 6 7 58. NXP's UCODE 8 IC has each of the element of claims 1, 12, 13 and 15 of the '597 8 Patent, including the recited circuit structure. 9 59. NXP has directly infringed the '597 Patent, including at least claims 1, 12, 13 and 10 15 of the '597 Patent, by making, importing, selling and offering for sale its UCODE 8 ICs. 11 60. In the correspondence exchanged between the parties, NXP has not denied that it is 12 practicing claim 13 of the '597 Patent. 13 On information and belief, NXP has continued its infringing activities despite 61. 14 knowledge of the '597 Patent (including knowledge from correspondence with Impinj), and such 15 infringement is egregious and willful. 16 NXP'S INFRINGEMENT OF U.S. PATENT NO. 8,344,857 17 62. Impini owns U.S. Patent No. 8,344,857 ("the '857 Patent"), which is directed to an 18 inventive power rectifier design for an RFID tag. 19 63. Claim 1 of the '857 Patent reads as follows: 20 1. A rectifier for a Radio Frequency Identification tag, comprising: 21 a first antenna input, 22 a second antenna input, 23 first, second, third, and fourth capacitors, 24 a first transistor including an input terminal, an output terminal, and a gate, and 25 a second transistor of a type complementary to the first transistor 26 and including 27 an input terminal, an output terminal, and a gate, wherein, 28

1		the input terminal of the first transistor is coupled to a beginning node,
2 3		the output terminal of the first transistor is coupled to an averaging node,
4		the input terminal of the second transistor is coupled to the averaging node,
5		the output terminal of the second transistor is coupled to an ending node,
7		the first antenna input is coupled to the gate of the first transistor and to the ending node,
8		the second antenna input is coupled to the gate of the second transistor and to the beginning node,
10		the first antenna input is coupled to the ending node via the first capacitor,
11 12		the second antenna input is coupled to the beginning node via the second capacitor,
13		the first antenna input is coupled to the gate of the first transistor via the third capacitor, and
14 15		the second antenna input is coupled to the gate of the second transistor via the fourth capacitor.
16	64. Claim	3 of the '857 Patent reads as follows:
17		
18	clu the	the rectifier of claim 1, further comprising a third transistor in- liding an input terminal, an output terminal, and a gate, wherein the input terminal of the third transistor is coupled to a ground
19	be	de, the output terminal of the third transistor is coupled to the ginning node, and the gate of the third transistor is coupled to
20	the	e first antenna input.
21	65. Claim	4 of the '857 Patent reads as follows:
22		e rectifier of claim 3, wherein the second and third transistors
23	are	e of the same type.
24	66. Claim	6 of the '857 Patent reads as follows:
25	6. A	rectifier for a Radio Frequency Identification tag, comprising:
26	a f	irst antenna input,
27	a s	econd antenna input,
28		

1	first, second, third, fourth, and fifth capacitors,
2	a first transistor including an input terminal, an output terminal, and a gate,
3	a second transistor of a complementary type to the first transistor
4	and including
5	an input terminal, an output terminal, and a gate, and
6	a third transistor including an input terminal, an output terminal, and a gate, wherein:
7 8	the input terminal of the first transistor is coupled to a begin- ning node,
9	the output terminal of the first transistor is coupled to an averaging node,
10 11	the input terminal of the second transistor is coupled to the averaging node,
12	the output terminal of the second transistor is coupled to an ending node,
<ul><li>13</li><li>14</li></ul>	the input terminal of the third transistor is coupled to a ground node,
15	the output terminal of the third transistor is coupled to the beginning node,
<ul><li>16</li><li>17</li></ul>	the first antenna input is coupled to the gate of the first transistor, the gate of the third transistor, and the ending node,
18	the second antenna input is coupled to the gate of the second transistor and the beginning node,
19	the first antenna input is coupled to the ending node via the
20	first capacitor,
21	the second antenna input is coupled to the beginning node via the second capacitor,
22	-
23	the first antenna input is coupled to the gate of the first transistor via the third capacitor and the gate of the third transistor via the fifth capacitor, and
24	the second antenna input is coupled to the gate of the second
25	transistor via the fourth capacitor.
26	67. Claim 7 of the '857 Patent reads as follows:
27	
28	7. The rectifier of claim 6, further comprising:

1	a fourth transistor including an input terminal, an output terminal, and a gate, and
2	
3	a fifth transistor of a complementary type to the fourth transistor and the first transistor, and including an input terminal, an output terminal, and a gate, wherein:
4	
5	the input terminal of the fourth transistor is coupled to the ending node,
6	the output terminal of the fourth transistor is coupled to a second averaging node,
7 8	the input terminal of the fifth transistor is coupled to the second averaging node,
9	the output terminal of the fifth transistor is coupled to a second ending node,
10	
11	the first antenna input is further coupled to the gate of the fifth transistor, and
12	the second antenna input is further coupled to the gate of the fourth transistor and the second ending node.
13 14	68. Claim 8 of the '857 Patent reads as follows:
15	8. The rectifier of claim 7, further comprising a sixth capacitor coupling the second antenna input to the second ending node.
<ul><li>16</li><li>17</li></ul>	69. Claim 9 of the '857 Patent reads as follows:
18	9. The rectifier of claim 8, further comprising seventh and eight capacitors, wherein:
19	the first antenna input is coupled to the gate of the fifth transistor via the seventh capacitor, and
20	•
21	the second antenna input is coupled to the gate of the fourth transistor via the eighth capacitor.
22	70. NXP's UCODE 7 and UCODE 8 ICs have each of the elements of claims 1, 3, 4, 6,
23	7, 8, and 9 of the '857 Patent, including the recited circuit design.
24	71. NXP has directly infringed the '857 Patent, including at least claims1, 4, 6 and 9 of
25	the '857 Patent, by making, importing, selling and offering for sale its UCODE 7 and UCODE 8
26	ICs.
27	
28	

72. In the correspondence exchanged between the parties, NXP has not denied that it is 1 2 practicing claims 3, 4, 6, 7, 8, and 9 of the '857 Patent. 3 NXP has continued its infringing activities despite knowledge of the '857 Patent (includ-4 ing knowledge from correspondence with Impini), and such infringement is egregious and willful. 5 REQUEST FOR RELIEF 6 WHEREFORE, Impini requests the following relief: 7 A preliminary and permanent injunction enjoining NXP and its officers, agents, (1) 8 servants, employees, attorneys and any other persons who are in active concert or participation 9 with such persons, from making, selling, using, offering for sale or importing its UCODE 8 IC or 10 any other IC that is not colorably different; For an award of damages, including lost profits, no less than a reasonable royalty 11 (2) 12 under 35 U.S.C. § 284 arising from such infringement; 13 (3) For increased damages pursuant to 35 U.S.C. § 285 or as otherwise permitted by 14 law; (4) For an award of attorneys' fees and costs pursuant to 35 U.S.C. § 285 or as other-15 16 wise permitted by law; and 17 (5) For such other relief as the Court deems just and proper. 18 19 20 21 22 23 24 25 26 27 28

I	Case 4:19-cv-03161-YGR Document 71	Filed 10/27/20 Page 18 of 18
1	DATED: October 27, 2020.	
2		By: <u>/s/Ramsey M. Al-Salam</u> Ramsey M. Al-Salam, Bar No. 109506
3		Christina J. McCullough, Bar No. 245944 R. Tyler Kendrick, Admitted <i>Pro Hac Vice</i>
4		PERKINS COIE LLP 1201 Third Avenue, 49th Floor
5		Seattle, WA 98101 Tel: 206.359.8000
6		Fax: 206.359.9000
7		RAlSalam@perkinscoie.com CMcCullough@perkinscoie.com
8		
9	Daniel T. Keese, Bar No. 280683 PERKINS COIE LLP	Daniel T. Shvodian, Bar No. 184576 PERKINS COIE LLP
10	1120 N.W. Couch Street, Tenth Floor	3150 Porter Drive
11	Portland, OR 97209-4128 Tel: 503.727.2000	Palo Alto, CA 94304-1212 Tel: 650.838.4300
12	Fax: 503.727.2222 DKeese@perkinscoie.com	Fax: 650.737.5461 DShvodian@perkinscoie.com
13	_	Attorneys for Plaintiff
14		IMPINJ, INC.
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		